

The MIPS Register Set

The MIPS R2000 CPU has 32 registers. 31 of these are general-purpose registers that can be used in any of the instructions. The last one, denoted register **zero**, is defined to contain the number zero at all times.

Even though any of the registers can theoretically be used for any purpose, MIPS programmers have agreed upon a set of guidelines that specify how each of the registers should be used. Programmers (and compilers) know that as long as they follow these guidelines, their code will work properly with other MIPS code.

Symbolic Name	Number	Usage
zero	0	Constant 0.
at	1	Reserved for the assembler.
v0 - v1	2 - 3	Result Registers.
a0 - a3	4 - 7	Argument Registers 1 . . . 4.
t0 - t9	8 - 15, 24 - 25	Temporary Registers 0 . . . 9.
s0 - s7	16 - 23	Saved Registers 0 . . . 7.
k0 - k1	26 - 27	Kernel Registers 0 . . . 1.
gp	28	Global Data Pointer.
sp	29	Stack Pointer.
fp	30	Frame Pointer.
ra	31	Return Address.

The MIPS Instruction Set

This section briefly describes the MIPS assembly language instruction set.

In the description of the instructions, the following notation is used:

- If an instruction description begins with an \circ , then the instruction is not a member of the native MIPS instruction set, but is available as a *pseudoinstruction*. The assembler translates pseudoinstructions into one or more native instructions.
- If the op contains a (u), then this instruction can either use signed or unsigned arithmetic, depending on whether or not a u is appended to the name of the instruction. For example, if the op is given as `add(u)`, then this instruction can either be `add` (add signed) or `addu` (add unsigned).
- *des* must always be a register.
- *src1* must always be a register.
- *reg2* must always be a register.
- *src2* may be either a register or a 32-bit integer.
- *addr* must be an address.

Arithmetic Instructions

Op	Operands	Description
o abs	<i>des, src1</i>	<i>des</i> gets the absolute value of <i>src1</i> .
add(u)	<i>des, src1, src2</i>	<i>des</i> gets $src1 + src2$.
and	<i>des, src1, src2</i>	<i>des</i> gets the bitwise and of <i>src1</i> and <i>src2</i> .
div(u)	<i>src1, reg2</i>	Divide <i>src1</i> by <i>reg2</i> , leaving the quotient in register lo and the remainder in register hi .
o div(u)	<i>des, src1, src2</i>	<i>des</i> gets $src1 / src2$.
o mul	<i>des, src1, src2</i>	<i>des</i> gets $src1 \times src2$.
o mulo	<i>des, src1, src2</i>	<i>des</i> gets $src1 \times src2$, with overflow.
mult(u)	<i>src1, reg2</i>	Multiply <i>src1</i> and <i>reg2</i> , leaving the low-order word in register lo and the high-order word in register hi .
o neg(u)	<i>des, src1</i>	<i>des</i> gets the negative of <i>src1</i> .
nor	<i>des, src1, src2</i>	<i>des</i> gets the bitwise logical nor of <i>src1</i> and <i>src2</i> .
o not	<i>des, src1</i>	<i>des</i> gets the bitwise logical negation of <i>src1</i> .
or	<i>des, src1, src2</i>	<i>des</i> gets the bitwise logical or of <i>src1</i> and <i>src2</i> .
o rem(u)	<i>des, src1, src2</i>	<i>des</i> gets the remainder of dividing <i>src1</i> by <i>src2</i> .
o rol	<i>des, src1, src2</i>	<i>des</i> gets the result of rotating left the contents of <i>src1</i> by <i>src2</i> bits.
o ror	<i>des, src1, src2</i>	<i>des</i> gets the result of rotating right the contents of <i>src1</i> by <i>src2</i> bits.
sll	<i>des, src1, src2</i>	<i>des</i> gets <i>src1</i> shifted left by <i>src2</i> bits.
sra	<i>des, src1, src2</i>	Right shift arithmetic.
srl	<i>des, src1, src2</i>	Right shift logical.
sub(u)	<i>des, src1, src2</i>	<i>des</i> gets $src1 - src2$.
xor	<i>des, src1, src2</i>	<i>des</i> gets the bitwise exclusive or of <i>src1</i> and <i>src2</i> .

Comparison Instructions

Op	Operands	Description
o seq	<i>des, src1, src2</i>	<i>des</i> $\leftarrow 1$ if $src1 = src2$, 0 otherwise.
o sne	<i>des, src1, src2</i>	<i>des</i> $\leftarrow 1$ if $src1 \neq src2$, 0 otherwise.
o sge(u)	<i>des, src1, src2</i>	<i>des</i> $\leftarrow 1$ if $src1 \geq src2$, 0 otherwise.
o sgt(u)	<i>des, src1, src2</i>	<i>des</i> $\leftarrow 1$ if $src1 > src2$, 0 otherwise.
o sle(u)	<i>des, src1, src2</i>	<i>des</i> $\leftarrow 1$ if $src1 \leq src2$, 0 otherwise.
o slt(u)	<i>des, src1, src2</i>	<i>des</i> $\leftarrow 1$ if $src1 < src2$, 0 otherwise.

Branch and Jump Instructions

Branch

Op	Operands	Description
b	<i>lab</i>	Unconditional branch to <i>lab</i> .
beq	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \equiv src2$.
bne	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \neq src2$.
o bge(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \geq src2$.
o bgt(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 > src2$.
o ble(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \leq src2$.
o blt(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 < src2$.
o beqz	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \equiv 0$.
o bnez	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \neq 0$.
bgez	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \geq 0$.
bgtz	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 > 0$.
blez	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \leq 0$.
bltz	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 < 0$.
bgezal	<i>src1, lab</i>	If $src1 \geq 0$, then put the address of the next instruction into $\$ra$ and branch to <i>lab</i> .
bgtzal	<i>src1, lab</i>	If $src1 > 0$, then put the address of the next instruction into $\$ra$ and branch to <i>lab</i> .
bltzal	<i>src1, lab</i>	If $src1 < 0$, then put the address of the next instruction into $\$ra$ and branch to <i>lab</i> .

Jump

Op	Operands	Description
j	<i>label</i>	Jump to label <i>lab</i> .
jr	<i>src1</i>	Jump to location <i>src1</i> .
jal	<i>label</i>	Jump to label <i>lab</i> , and store the address of the next instruction in $\$ra$.
jalr	<i>src1</i>	Jump to location <i>src1</i> , and store the address of the next instruction in $\$ra$.

Load, Store, and Data Movement

The second operand of all of the load and store instructions must be an address. The MIPS architecture supports the following addressing modes:

Format	Meaning
○ <i>(reg)</i>	Contents of <i>reg</i> .
○ <i>const</i>	A constant address.
○ <i>const(reg)</i>	<i>const</i> + contents of <i>reg</i> .
○ <i>symbol</i>	The address of <i>symbol</i> .
○ <i>symbol+const</i>	The address of <i>symbol</i> + <i>const</i> .
○ <i>symbol+const(reg)</i>	The address of <i>symbol</i> + <i>const</i> + contents of <i>reg</i> .

Load

The load instructions, with the exceptions of `li` and `lui`, fetch a byte, halfword, or word from memory and put it into a register. The `li` and `lui` instructions load a constant into a register.

All load addresses must be *aligned* on the size of the item being loaded. For example, all loads of halfwords must be from even addresses, and loads of words from addresses cleanly divisible by four. The `ulh` and `ulw` instructions are provided to load halfwords and words from addresses that might not be aligned properly.

Op	Operands	Description
○ <code>la</code>	<i>des, addr</i>	Load the address of a label.
○ <code>lb(u)</code>	<i>des, addr</i>	Load the byte at <i>addr</i> into <i>des</i> .
○ <code>lh(u)</code>	<i>des, addr</i>	Load the halfword at <i>addr</i> into <i>des</i> .
○ <code>li</code>	<i>des, const</i>	Load the constant <i>const</i> into <i>des</i> .
○ <code>lui</code>	<i>des, const</i>	Load the constant <i>const</i> into the upper halfword of <i>des</i> , and set the lower halfword of <i>des</i> to 0.
○ <code>lw</code>	<i>des, addr</i>	Load the word at <i>addr</i> into <i>des</i> .
○ <code>lwl</code>	<i>des, addr</i>	
○ <code>lwr</code>	<i>des, addr</i>	
○ <code>ulh(u)</code>	<i>des, addr</i>	Load the halfword starting at the (possibly unaligned) address <i>addr</i> into <i>des</i> .
○ <code>ulw</code>	<i>des, addr</i>	Load the word starting at the (possibly unaligned) address <i>addr</i> into <i>des</i> .

Store

The store instructions store a byte, halfword, or word from a register into memory.

Like the load instructions, all store addresses must be *aligned* on the size of the item being stored. For example, all stores of halfwords must be from even addresses, and loads of words from addresses cleanly divisible by four. The `swl`, `swr`, `ush` and `usw` instructions are provided to store halfwords and words to addresses which might not be aligned properly.

Op	Operands	Description
<code>sb</code>	<code>src1, addr</code>	Store the lower byte of register <code>src1</code> to <code>addr</code> .
<code>sh</code>	<code>src1, addr</code>	Store the lower halfword of register <code>src1</code> to <code>addr</code> .
<code>sw</code>	<code>src1, addr</code>	Store the word in register <code>src1</code> to <code>addr</code> .
<code>swl</code>	<code>src1, addr</code>	Store the upper halfword in <code>src</code> to the (possibly unaligned) address <code>addr</code> .
<code>swr</code>	<code>src1, addr</code>	Store the lower halfword in <code>src</code> to the (possibly unaligned) address <code>addr</code> .
○ <code>ush</code>	<code>src1, addr</code>	Store the lower halfword in <code>src</code> to the (possibly unaligned) address <code>addr</code> .
○ <code>usw</code>	<code>src1, addr</code>	Store the word in <code>src</code> to the (possibly unaligned) address <code>addr</code> .

Data Movement

The data movement instructions move data among registers. Special instructions are provided to move data in and out of special registers such as `hi` and `lo`.

Op	Operands	Description
○ <code>move</code>	<code>des, src1</code>	Copy the contents of <code>src1</code> to <code>des</code> .
<code>mfhi</code>	<code>des</code>	Copy the contents of the <code>hi</code> register to <code>des</code> .
<code>mflo</code>	<code>des</code>	Copy the contents of the <code>lo</code> register to <code>des</code> .
<code>mthi</code>	<code>src1</code>	Copy the contents of the <code>src1</code> to <code>hi</code> .
<code>mtlo</code>	<code>src1</code>	Copy the contents of the <code>src1</code> to <code>lo</code> .

Exception Handling

Op	Operands	Description
<code>rfe</code>		Return from exception.
<code>syscall</code>		Makes a system call. See 4.6.1 for a list of the SPIM system calls.
<code>break</code>	<code>const</code>	Used by the debugger.
<code>nop</code>		An instruction which has no effect (other than taking a cycle to execute).

The MIPS Assembler

Segment and Linker Directives

Name	Parameters	Description
<code>.data</code>	<i>addr</i>	The following items are to be assembled into the data segment. By default, begin at the next available address in the data segment. If the optional argument <i>addr</i> is present, then begin at <i>addr</i> .
<code>.text</code>	<i>addr</i>	The following items are to be assembled into the text segment. By default, begin at the next available address in the text segment. If the optional argument <i>addr</i> is present, then begin at <i>addr</i> . In SPIM, the only items that can be assembled into the text segment are instructions and words (via the <code>.word</code> directive).
<code>.extern</code>	<i>sym size</i>	Declare as global the label <i>sym</i> , and declare that it is <i>size</i> bytes in length (this information can be used by the assembler).
<code>.globl</code>	<i>sym</i>	Declare as global the label <i>sym</i> .

Data Directives

Name	Parameters	Description
<code>.align</code>	<i>n</i>	Align the next item on the next 2^n -byte boundary. <code>.align 0</code> turns off automatic alignment.
<code>.ascii</code>	<i>str</i>	Assemble the given string in memory. Do not null-terminate.
<code>.asciiz</code>	<i>str</i>	Assemble the given string in memory. Do null-terminate.
<code>.byte</code>	<i>byte1</i> \dots <i>byteN</i>	Assemble the given bytes (8-bit integers).
<code>.half</code>	<i>half1</i> \dots <i>halfN</i>	Assemble the given halfwords (16-bit integers).
<code>.space</code>	<i>size</i>	Allocate <i>n</i> bytes of space in the current segment. In SPIM, this is only permitted in the data segment.
<code>.word</code>	<i>word1</i> \dots <i>wordN</i>	Assemble the given words (32-bit integers).

The Native MIPS Instruction Set

Many of the instructions listed here are not native MIPS instructions. Instead, they are *pseudoinstructions*—macros that the assembler knows how to translate into native MIPS instructions. Instead of programming the “real” hardware, MIPS programmers generally use the *virtual machine* implemented by the MIPS assembler, which is much easier to program than the native machine.