10


## Arithmetic and Logical Instructions

## Absolute value

abs rdest, rsrc
pseudoinstruction
Put the absolute value of register $r s r c$ in register $r$ dest.

## Addition (with overflow)

add rd, rs, rt

| 0 | $r s$ | $r t$ | $r d$ | 0 | $0 \times 20$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Addition (without overflow)

addu rd, rs, rt

| 0 | rs | rt | rd | 0 | $0 \times 21$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Put the sum of registers $r s$ and $r t$ into register $r d$.

## Addition immediate (with overflow)

$$
\text { addi rt, rs, imm } \begin{array}{cc|c|c|c}
\hline 8 & \text { rs } & \text { rt } & \text { imm } \\
\hline 6 & 5 & 5 & 16
\end{array}
$$

## Addition immediate (without overflow)

$$
\text { addiu rt, rs, imm } \begin{array}{c|c|c|c|c}
\hline 9 & \text { rs } & \text { rt } & \text { imm } \\
\hline 6 & 5 & 5 & 16
\end{array}
$$

Put the sum of register $r s$ and the sign-extended immediate into register $r t$.

AND

and rd, rs, rt | 0 | $r s$ | $r t$ | $r d$ | 0 | $0 \times 24$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Put the logical AND of registers $r s$ and $r t$ into register $r d$.

## AND immediate

andi rt, rs, imm | Oxc | rs | rt | imm |
| :---: | :---: | :---: | :---: |
| 6 |  | 5 | 5 |

Put the logical AND of register $r s$ and the zero-extended immediate into register rt .

## Divide (with overfilow)

div rs, rt

| 0 | rs | rt | 0 | $0 \times 1 \mathrm{a}$ |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 10 | 6 |

## Divide (without overflow)

divurs, rt $\quad$| 0 | rs | rt | 0 | $0 \times 1 \mathrm{~b}$ |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 6 | 5 | 10 | 6 |

Divide register $r s$ by register $r t$. Leave the quotient in register 10 and the remainder in register hi. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

## Divide (with overflow)

div rdest, rsrc1, src2 pseudoinstruction

## Divide (without overflow)

```
divu rdest, rsrc1, src2 pseudoinstruction
```

Put the quotient of register $\mathrm{rsrc1}$ and src 2 into register rdest.

## Multiply

$$
\begin{gathered}
\text { mult } r s, ~ r t \\
\end{gathered} \begin{array}{cc|c|c|c|c|}
\hline 0 & \text { rs } & \text { rt } & 0 & 0 \times 18 \\
\hline 6 y y y y y y & 5 & 5 & 10 & 6
\end{array}
$$

## Unsigned multiply

multu rs, rt | 0 | rs | rt | 0 | $0 \times 19$ |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 10 | 6 |

Multiply registers $r s$ and $r t$. Leave the low-order word of the product in register 10 and the high-order word in register hi.

## Multiply (without overflow)

mul rdest, rsrc1, src2 pseudoinstruction

## Multiply (with overflow)

## Unsigned multiply (with overflow)

mulou rdest, rsrc1, src2 pseudoinstruction
Put the product of register $r s r c 1$ and $s r c 2$ into register $r$ dest.

## Negate value (with overflow)

## Negate value (without overflow)

pseudoinstructionPut the negative of register $r s r c$ into register $r$ dest.

NOR

nor rd, rs, rt | 0 | rs | rt | rd | 0 | $0 \times 27$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Put the logical NOR of registers $r s$ and $r t$ into register $r d$.

NOT
not rdest, rsrc pseudoinstruction

Put the bitwise logical negation of register rsrc into register rdest.

OR
or rd, rs, rt

| 0 | rs | rt | rd | 0 | $0 \times 25$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Put the logical OR of registers $r s$ and $r t$ into register $r d$.

## OR immediate


Put the logical OR of register $r s$ and the zero-extended immediate into register rt.

## Remainder

```
rem rdest, rsrc1, rsrc2
```


## Unsigned remainder

```
remu rdest, rsrc1, rsrc2 pseudoinstruction
```

Put the remainder of register $r s r c 1$ divided by register $r s r c 2$ into register rdest. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

## Shift left logical

s11 rd, rt, shamt

| 0 | rs | rt | rd | shamt | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Shift left logical variable

sl1v rd, rt, rs

| 0 | rs | rt | rd | 0 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Shift right arithmetic

sra rd, rt, shamt

| 0 | $r s$ | $r t$ | $r d$ | shamt | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Shift right arithmetic variable

srav rd, rt, rs

| 0 | $r s$ | $r t$ | $r d$ | 0 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Shift right logical

srl rd, rt, shamt

| 0 | rs | rt | rd | shamt | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Shift right logical variable

$s r l v r d, r t, r s$

| 0 | rs | rt | rd | 0 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Shift register $r$ t left (right) by the distance indicated by immediate shamt or the register $r s$ and put the result in register $r d$. Note that argument $r s$ is ignored for $\mathrm{s} 11, \mathrm{sra}$, and srl .

## Rotate left

## Rotate right

ror rdest, rsrc1, rsrc2 pseudoinstruction
Rotate register rsrc 1 left (right) by the distance indicated by rsrc 2 and put the result in register rdest.

## Subtract (with overflow)

sub rd, rs, rt | 0 | rs | $r t$ | rd | 0 | $0 \times 22$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Subtract (without overflow)

$$
\text { subu rd, rs, rt } \begin{array}{|c|c|c|c|c|c|}
\hline 0 & r s & r t & r d & 0 & 0 \times 23 \\
\hline 6 & 5 & 5 & 5 & 5 & 6 \\
\hline
\end{array}
$$

Put the difference of registers $r s$ and $r t$ into register $r d$.

## Exclusive OR

xor rd, rs, rt | 0 | rs | rt | rd | 0 | $0 \times 26$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Put the logical XOR of registers $r s$ and $r t$ into register $r d$.

## XOR immediate

xori rt, rs, imm | Oxe | rs | rt | Imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Put the logical XOR of register $r s$ and the zero-extended immediate into register $r t$.

## Constant-Manipulating Instructions

## Load upper immediate

1ui rt, imm

| Oxf | O | rt | imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Load the lower halfword of the immediate $i \mathrm{~mm}$ into the upper halfword of register $r t$. The lower bits of the register are set to 0 .

## Load immediate

$1 i$ rdest, imm
pseudoinstruction

Move the immediate imm into register rdest.

## Comparison Instructions

## Set less than

s1t rd, rs, rt | 0 | $r s$ | $r t$ | $r d$ | 0 | $0 \times 2 a$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Set less than unsigned

s 7tu rd, rs, rt | 0 | rs | rt | rd | 0 | $0 \times 2 b$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Set register $r d$ to 1 if register $r s$ is less than $r t$, and to 0 otherwise.

## Set less than immediate

s 1tirt, rs, imm | Oxa | rs | rt | imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Set less than unsigned immediate

sitiu rt, rs, imm | Oxb | rs | rt | imm |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Set register $r t$ to 1 if register $r s$ is less than the sign-extended immediate, and to 0 otherwise.

## Set equal

```
seq rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register $r$ dest to 1 if register $r s r c 1$ equals $r s r c 2$, and to 0 otherwise.

## Set greater than equal

```
sge rdest, rsrc1, rsrc2
pseudoinstruction
```


## Set greater than equal unsigned

```
sgeu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register $r$ dest to 1 if register $r s r c 1$ is greater than or equal to $r s r c 2$, and to 0 otherwise.

## Set greater than

```
sgt rdest, rsrc1, rsrc2 pseudoinstruction
```


## Set greater than unsigned

```
sgtu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register $r s r c 1$ is greater than $r s r c 2$, and to 0 otherwise.

## Set less than equal

```
sle rdest, rsrc1, rsrc2 pseudoinstruction
```


## Set less than equal unsigned

```
sleu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register $r$ dest to 1 if register $r s r c 1$ is less than or equal to $r s r c 2$, and to 0 otherwise.

## Set not equal

sne rdest, rsrc1, rsrc2 pseudoinstruction
Set register rdest to 1 if register $r s r c 1$ is not equal to $r s r c 2$, and to 0 otherwise.

## Branch Instructions

Branch instructions use a signed 16-bit instruction offset field; hence they can jump $2^{15}-1$ instructions (not bytes) forward or 215 instructions backwards. The jump instruction contains a 26-bit address field.

In the descriptions below, the offsets are not specified. Instead, the instructions branch to a label. This is the form used in most assembly language programs because the distance between instructions is difficult to calculate when pseudoinstructions expand into several real instructions.

## Branch instruction

b label
pseudoinstruction

Unconditionally branch to the instruction at the label.

## Branch coprocessor $\mathbf{z}$ true

bczt label

| 0x1z | 8 | 1 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Branch coprocessor $\mathbf{z}$ false

bczf label

| $0 \times 1 z$ | 8 | 0 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if $z^{\prime}$ s condition flag is true (false). $z$ is $0,1,2$, or 3 . The floating-point unit is $z=1$.

## Branch on equal

beq rs, rt, label

| 4 | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ equals $r t$.

## Branch on greater than equal zero

bgez rs, 7abel | 1 | rs | 1 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ is greater than or equal to 0 .

## Branch on greater than equal zero and link

$$
\begin{gathered}
\text { bgezal } r s, \text { 1abel } \\
\hline 1
\end{gathered} \left\lvert\,\right.
$$

Conditionally branch the number of instructions specified by the offset if register $r s$ is greater than or equal to 0 . Save the address of the next instruction in register 31.

## Branch on greater than zero

bgtz rs, 1abel | 7 | rs | 0 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ is greater than 0 .

## Branch on less than equal zero

blez rs, label

| 6 | rs | 0 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ is less than or equal to 0 .

## Branch on less than and link

bltzal rs, label

| 1 | rs | $0 \times 10$ | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ is less than 0 . Save the address of the next instruction in register 31.

## Branch on less than zero

bltz rs, label

| 1 | rs | 0 | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ is less than 0 .

## Branch on not equal

bne rs, rt, label

| 5 | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Conditionally branch the number of instructions specified by the offset if register $r s$ is not equal to $r t$.

## Branch on equal zero

```
beqz rsrc, label
pseudoinstruction
```

Conditionally branch to the instruction at the label if rsrc equals 0 .

## Branch on greater than equal

```
bge rsrc1, rsrc2, 1abe1 pseudoinstruction
```


## Branch on greater than equal unsigned

bgeu rsrc1, rsrc2, 1abe1 pseudoinstruction
Conditionally branch to the instruction at the label if register $\mathrm{rsrc1}$ is greater than or equal to rsrc2.

## Branch on greater than

```
bgt rsrc1, src2, 1abe1 pseudoinstruction
```


## Branch on greater than unsigned

```
bgtu rsrc1, src2, 1abel
```

pseudoinstruction

Conditionally branch to the instruction at the label if register $r \operatorname{scc} 1$ is greater than src2.

## Branch on less than equal

```
ble rsrcl, src2, label pseudoinstruction
```


## Branch on less than equal unsigned

```
bleu rsrc1, src2, 1abel
```

pseudoinstruction

Conditionally branch to the instruction at the label if register $r s r c 1$ is less than or equal to src2.

## Branch on less than

blt rsrcl, rsrc2, 1abe1 pseudoinstruction

## Branch on less than unsigned

$$
\text { bltu rsrc1, rsrc2, } 1 \text { abe } 1 \text { pseudoinstruction }
$$

Conditionally branch to the instruction at the label if register $r s r c 1$ is less than rsrc2.

## Branch on not equal zero

bnez rsrc, label
pseudoinstruction
Conditionally branch to the instruction at the label if register $r s r c$ is not equal to 0 .

## Jump Instructions

Jump
j target


Unconditionally jump to the instruction at target.

## Jump and link

jal target


Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.

## Jump and link register

Unconditionally jump to the instruction whose address is in register $r s$. Save the address of the next instruction in register $r d$ (which defaults to 31).

## Jump register

jr rs

| 0 | rs | 0 | 8 |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 15 | 6 |

Unconditionally jump to the instruction whose address is in register $r s$.

## Load Instructions

## Load address

1 a rdest, address
pseudoinstruction
Load computed address-not the contents of the location-into register rdest.

## Load byte

$1 b$ rt, address

| 0x20 | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Load unsigned byte

1bu rt, address | 0x24 | rs | rt | Offset |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  |  | 5 | 5 | 16 |

Load the byte at address into register $r$ t. The byte is sign-extended by 1 b , but not by 1 bu .

## Load halfword

Ih rt, address | $0 \times 21$ | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Load unsigned halfword

1 hu rt, address

| 0x25 | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Load the 16-bit quantity (halfword) at address into register $r$. The halfword is sign-extended by 1 h , but not by 1 hu .

## Load word

| $1 w$ |
| :---: |

Load the 32-bit quantity (word) at address into register $r t$.

## Load word coprocessor

1wcz rt, address | $0 x 3 z$ | rs | rt | Offset |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  |  | 5 | 5 | 16 |

Load the word at address into register $r t$ of coprocessor $z(0-3)$. The floatingpoint unit is $z=1$.

## Load word left

| 1w 1 rt, address | Ox22 | rs | rt | Offset |
| :---: | :---: | :---: | :---: | :---: |
| 6 |  | 5 | 5 | 16 |

## Load word right

1wr rt, address | Ox26 | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 |  | 5 | 5 |

Load the left (right) bytes from the word at the possibly unaligned address into register $r$ t.

## Load doubleword

1d rdest, address
pseudoinstruction
Load the 64-bit quantity at address into registers rdest and rdest +1 .

## Unaligned load halfword

ulh rdest, address
pseudoinstruction

Unaligned load halfword unsigned

```
ulhu rdest, address pseudoinstruction
```

Load the 16-bit quantity (halfword) at the possibly unaligned address into register rdest. The halfword is sign-extended by $u 1 \mathrm{~h}$, but not ulhu .

## Unaligned load word

```
ulw rdest, address pseudoinstruction
```

Load the 32-bit quantity (word) at the possibly unaligned address into register rdest.

## Store Instructions

## Store byte

sb rt, address | $0 \times 28$ | rs | rt | Offset |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  | 5 | 5 | 16 |

Store the low byte from register $r t$ at address.

## Store halfword

sh rt, address | $0 \times 29$ | rs | rt | Offset |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  | 5 | 5 | 16 |

Store the low halfword from register $r t$ at address.

## Store word

sw rt, address

| 0x2b | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

Store the word from register rt at address.

## Store word coprocessor

SWCZ rt, address | $0 \times 32$ | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
|  | 6 | 5 | 5 |

Store the word from register rt of coprocessor $z$ at address. The floating-point unit is $z=1$.

## Store word left

swl rt, address

| $0 \times 2 \mathrm{a}$ | rs | rt | Offset |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |

## Store word right

Swr rt, address | Ox2e | rs | rt | Offset |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  | 5 | 5 | 16 |

Store the left (right) bytes from register rt at the possibly unaligned address.

## Store doubleword

```
sd rsrc, address
pseudoinstruction
```

Store the 64-bit quantity in registers rsrc and $\mathrm{rsrc}+1$ at address.

## Unaligned store halfword

ush rsrc, address pseudoinstruction

Store the low halfword from register rsrc at the possibly unaligned address.

## Unaligned store word

usw rsrc, address pseudoinstruction

Store the word from register rsrc at the possibly unaligned address.

## Data Movement Instructions

## Move

move rdest, rsrc
pseudoinstruction
Move register rsrc to rdest.

## Move from hi

mfhi rd

| 0 | 0 | rd | 0 | $0 \times 10$ |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 10 | 5 | 5 | 6 |

## Move from lo

mflo rd

| 0 | 0 | rd | 0 | $0 \times 12$ |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 10 | 5 | 5 | 6 |

The multiply and divide unit produces its result in two additional registers, hi and 10 . These instructions move values to and from these registers. The multiply, divide, and remainder pseudoinstructions that make this unit appear to operate on the general registers move the result after the computation finishes.
Move the hi (10) register to register $r d$.

## Move to hi

mthi rs

| 0 | rs | 0 | $0 \times 11$ |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 15 | 6 |

## Move to lo

mtlo rs

| 0 | rs | 0 | $0 \times 13$ |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 15 | 6 |

Move register $r s$ to the hi (10) register.

## Move from coprocessor z

$m f c z r t, r d$

| $0 \times 1 z$ | 0 | rt | rd | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 11 |

Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

Move coprocessor $z^{\prime}$ s register $r d$ to CPU register $r t$. The floating-point unit is coprocessor $z=1$.

## Move double from coprocessor 1

```
mfc1.d rdest, frsrc1 pseudoinstruction
```

Move floating-point registers frsrcl and frsrc1 +1 to CPU registers rdest and rdest + 1 .

## Move to coprocessor z

mtcz rd, rt

| $0 \times 1 z$ | 4 | rt | rd | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 11 |

Move CPU register $r t$ to coprocessor $z^{\prime}$ s register $r d$.

## Floating-Point Instructions

The MIPS has a floating-point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating-point numbers. This coprocessor has its own registers, which are numbered \$f0-\$f31. Because these registers are only 32 bits wide, two of them are required to hold doubles, so only floating-point registers with even numbers can hold double precision values.

Values are moved in or out of these registers one word ( 32 bits) at a time by 1 wc1, swc1, mtc1, and mfc1 instructions described above or by the 1.s, 1.d, s.s, and s.d pseudoinstructions described below. The flag set by floatingpoint comparison operations is read by the CPU with its bc1t and bc1f instructions.

In the actual instructions below, bits 21-26 are 0 for single precision and 1 for double precision. In the pseudoinstructions below, fdest is a floatingpoint register (e.g., \$f2).

## Floating-point absolute value double

$$
\begin{gathered}
\text { abs.d fd, fs }
\end{gathered}
$$

## Floating-point absolute value single

abs.s fd, fs

| $0 \times 11$ | 0 | 0 | fs | fd | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Compute the absolute value of the floating-point double (single) in register fs and put it in register fd.

## Floating-point addition double



## Floating-point addition single



Compute the sum of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

## Compare equal double

c.eq.d fs, ft | Ox11 | 1 | $f t$ | fs | 0 | FC | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 2 | 4 |

## Compare equal single

c.eq.s fs, ft

| $0 \times 11$ | 0 | ft | fs | 0 | FC | 2 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  |  |  |  | 5 | 5 | 5 | 5 | 2 | 4 |

Compare the floating-point double in register $f s$ against the one in $f t$ and set the floating-point condition flag true if they are equal. Use the bc1t or bclf instructions to test the value of this flag.

## Compare less than equal double

$$
\text { c.1e.d fs, ft } \begin{array}{|c|c|c|c|c|c|c|}
\hline 0 \times 11 & 1 & \mathrm{ft} & \mathrm{fs} & 0 & \text { FC } & \text { 0xe } \\
\hline 6 & 5 & 5 & 5 & 5 & 2 & 4
\end{array}
$$

## Compare less than equal single

$$
\begin{gathered}
\text { c.le.s fs, ft } \\
\hline 0 \times 11 \\
\hline 6
\end{gathered} \left\lvert\, \begin{array}{cc|c|c|c|c|c|}
\hline 6 & \text { ft } & \text { fs } & 0 & \text { FC } & \text { Oxe } \\
\hline
\end{array}\right.
$$

Compare the floating-point double in register $f s$ against the one in $f t$ and set the floating-point condition flag true if the first is less than or equal to the second. Use the bc1t or bc1f instructions to test the value of this flag.

## Compare less than double

c.7t.d fs, ft | $0 \times 11$ | 1 | ft | fs | 0 | FC | 0xc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 6 | 5 | 5 | 5 | 5 | 2 |

## Compare less than single

c.1t.s fs, ft | $0 \times 11$ | 0 | ft | fs | 0 | FC | Oxc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 6 | 5 | 5 | 5 | 5 | 2 |

Compare the floating-point double in register $f \mathrm{~s}$ against the one in ft and set the condition flag true if the first is less than the second. Use the bc1t or bc1f instructions to test the value of this flag.

## Convert single to double

cvt.d.s fd, fs | $0 \times 11$ | 1 | 0 | $f s$ | $f d$ | $0 \times 21$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Convert integer to double

cvt.d.w fd, fs | $0 \times 11$ | 0 | 0 | fs | fd | $0 \times 21$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Convert the single precision floating-point number or integer in register fs to a double precision number and put it in register fd .

## Convert double to single

$$
\text { cvt.s.d fd, fs } \begin{array}{|c|c|c|c|c|c|}
\hline 0 \times 11 & 1 & 0 & \text { fs } & \text { fd } & 0 \times 20 \\
\hline 6 & 5 & 5 & 5 & 5 & 6
\end{array}
$$

## Convert integer to single

cvt.s.w fd, fs | $0 \times 11$ | 0 | 0 | fs | fd | $0 \times 20$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Convert the double precision floating-point number or integer in register $f s$ to a single precision number and put it in register fd .

## Convert double to integer

$$
\text { cvt.w.d fd, fs } \begin{array}{|c|c|c|c|c|c|}
\hline 0 \times 11 & 1 & 0 & \text { fs } & \text { fd } & 0 \times 24 \\
\hline 6 & 5 & 5 & 5 & 5 & 6
\end{array}
$$

## Convert single to integer

cvt.w.s fd, fs | $0 \times 11$ | 0 | 0 | fs | fd | $0 \times 24$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Convert the double or single precision floating-point number in register $f s$ to an integer and put it in register fd.

## Floating-point divide double



## Floating-point divide single

$$
\text { div.s fd, fs, ft } \begin{array}{|c|c|c|c|c|c|}
\hline 0 \times 11 & 0 & f t & \text { fs } & \text { fd } & 3 \\
\hline 6 & 5 & 5 & 5 & 5 & 6 \\
\hline
\end{array}
$$

Compute the quotient of the floating-point doubles (singles) in registers fs and ft and put it in register fd .

## Load floating-point double

1.d fdest, address
pseudoinstruction

## Load floating-point single

1.s fdest, address
pseudoinstruction
Load the floating-point double (single) at address into register fdest.

## Move floating-point double

$$
\begin{gathered}
\text { mov. } d \text { fd, fs } \\
\hline 0 x 11 \\
\hline 6
\end{gathered} \begin{array}{|c|c|c|c|c|c|}
\hline 6 & 5 & 5 & 5 & 5 & 6 \\
\hline
\end{array}
$$

## Move floating-point single

mov.s fd, fs

| $0 \times 11$ | 0 | 0 | fs | fd | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Move the floating-point double (single) from register fs to register fd.

## Floating-point multiply double



## Floating-point multiply single

mul.s fd, fs, ft | $0 \times 11$ | 0 | $f t$ | $f s$ | $f d$ | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Compute the product of the floating-point doubles (singles) in registers $f s$ and ft and put it in register fd .

## Negate double

$$
\begin{gathered}
\text { neg.d fd, fs }
\end{gathered} \begin{array}{|c|c|c|c|c|c|}
\hline 0 \times 11 & 1 & 0 & \text { fs } & \text { fd } & 7 \\
\hline
\end{array}
$$

## Negate single

neg.s fd, fs

| $0 \times 11$ | 0 | 0 | fs | fd | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

Negate the floating-point double (single) in register $f s$ and put it in register fd.

## Store floating-point double

s.d fdest, address pseudoinstruction

## Store floating-point single

## s.s fdest, address <br> pseudoinstruction

Store the floating-point double (single) in register fdest at address.

## Floating-point subtract double

sub.d fd, fs, ft | $0 \times 11$ | 1 | ft | fs | fd | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

## Floating-point subtract single

sub.s fd, fs, ft | $0 \times 11$ | 0 | ft | fs | fd | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 6 | 5 | 5 | 5 | 5 |
| 6 |  |  |  |  |  |

Compute the difference of the floating-point doubles (singles) in registers fs and ft and put it in register fd .

## No operation

nop

| 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 6 | 5 | 5 | 5 | 5 | 6 |

Do nothing.

